WEST Refine Search Page 1 of 2

## **Refine Search**


## Search Results -

Terms	Documents
L4 and L13	63

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:











## **Search History**

DATE: Friday, May 19, 2006 Printable Copy Create Case

Set Name Query side by side			Hit Count Set Name result set	
•	GPB, USPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR=NO; OP=ADJ			
<u>L14</u>	14 and L13	63	<u>L14</u>	
<u>L13</u>	19 and L12	64	<u>L13</u>	
<u>L12</u>	increment\$5 near10 15	18120	<u>L12</u>	
<u>L11</u>	l4 and L9	296	<u>L11</u>	
<u>L10</u>	15 and L9	350	<u>L10</u>	
<u>L9</u>	17 and L8	350	<u>L9</u>	
<u>L8</u>	set\$4 near10 15	131975	<u>L8</u>	
<u>L7</u>	12 same L6	787	<u>L7</u>	
<u>L6</u>	13 with (access\$3 or transcation or command or request)	6110	<u>L6</u>	
<u>L5</u>	bit	759896	<u>L5</u>	
<u>L4</u>	cycle	1238057	<u>L4</u>	
<u>L3</u>	interleav\$5	97642	<u>L3</u>	
<u>L2</u>	dram or sdram	125576	<u>L2</u>	
DB=U	SPT; PLUR=NO; OP=ADJ			

WEST Refine Search Page 2 of 2

<u>L1</u> (5893136 or 6131146 or 6622228 or 6661721 or 5987574 or 4785428).pn. 6 <u>L1</u>

END OF SEARCH HISTORY



Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

ELL_Search Results	BROWSE	SEARCH	IEEE XPLORE GUIDE	SU

Your search r	( dram <in>metadata ) <and> ( in natched 39 of 1351118 documents</and></in>						
A maximum o	f 100 results are displayed, 25 to a	rpage, sone	а Бу	Relevance in Descending order.			
Search Opti	ons	Modify	y Se	arch			
View Session	History	( <b>(</b> dra	(( dram <in>metadata ) <and> ( interleaving<in>metadata ) )</in></and></in>				
New Search			Chec	k to search only within this results set			
		Displa	y Fo	ormat: G Citation C Citation & Abstract			
» Key							
IEEE JNL	IEEE Journal or Magazine	<b>√</b> vie	w s	elected items Select All Deselect All			
IEE JNL	IEE Journal or Magazine						
IEEE CNF	IEEE Conference Proceeding		1.	An 8 ns random cycle embedded RAM macro with dual-port interleaved DRAM architecture (D <sup>2</sup> R/Agata, Y.; Motomochi, K.; Kagenishi, Y.; Fukushima, Y.; Shirahama, M.; Kurumada, M.; Kuroda, N.; Sada			
IEE CNF	IEE Conference Proceeding			Hayashi, K.; Yamada, T.; Takahashi, K.; Fujita, T.; Solid-State Circuits Conference, 2000, Digest of Technical Papers, ISSCC, 2000 IEEE International			
IEEE STD	IEEE Standard			7-9 Feb. 2000 Page(s):392 - 393 Digital Object Identifier 10.1109/ISSCC.2000.839829			
				AbstractPlus   Full Text: PDF(230 KB) IEEE CNF Rights and Permissions			
			2.	An 8-ns random cycle embedded RAM macro with dual-port interleaved DRAM architecture (D <sup>2</sup> RA Agata, Y.; Motomochi, K.; Fukushima, Y.; Shirahama, M.; Kurumada, M.; Kuroda, N.; Sadakata, H.; Haya Yamada, T.; Takahashi, K.; Fujita, T.; Solid-State Circuits. IEEE Journal of Volume 35, Issue 11, Nov. 2000 Page(s):1668 - 1672 Digital Object Identifier 10.1109/4.881213			
				AbstractPlus   References   Full Text: PDF(216 KB) IEEE JNL Rights and Permissions			
			3.	A process-independent, 800-MB/s, DRAM byte-wide interface featuring command interleaving and memory operation  Griffin, M.M.; Zerbe, J.; Tsang, G.; Ching, M.; Portmann, C.L.;  Solid-State Circuits, IEEE Journal of  Volume 33, Issue 11, Nov. 1998 Page(s):1741 - 1751  Digital Object Identifier 10.1109/4.726569			
				AbstractPlus   References   Full Text: PDF(344 KB)   IEEE JNL   Rights and Permissions			
			4.	Efficient Implementation techniques for vector memory systems  Tzi-cker Chiueh; Verma, M.; Padubidri, S.;  Parallel Architectures, Algorithms and Networks, 1994, (ISPAN) International Symposium on 14-16 Dec. 1994 Page(s):270 - 277  Digital Object Identifier 10.1109/ISPAN.1994.367139			
				AbstractPlus   Full Text: PDF(360 KB) IEEE CNF Rights and Permissions			
			5.	A 2000-MOPS embedded RISC processor with a Rambus DRAM controller Suzuki, K.; Daito, M.; Inoue, T.; Nadehara, K.; Nomura, M.; Mizuno, M.; Iima, T.; Sato, S.; Fukuda, T.; Ara Yamashina, M.;			

Solid-State Circuits, IEEE Journal of Volume 34, Issue 7, July 1999 Page(s):1010 - 1021 Digital Object Identifier 10.1109/4.772417 AbstractPlus | References | Full Text: PDF(512 KB) | IEEE JNL Rights and Permissions 6. A 400-MHz random-cycle dual-port Interleaved DRAM (D/sup 2/RAM) with standard CMOS Process П Shirahama, M.; Agata, Y.; Kawasaki, T.; Nishihara, R.; Abe, W.; Kuroda, N.; Sadakata, H.; Uchikoba, T.; Egashira, K.; Honda, S.; Miho Miura; Hashimoto, S.; Kikukawa, H.; Yamauchi, H.; Solid-State Circuits, IEEE Journal of Volume 40, Issue 5, May 2005 Page(s):1200 - 1207 Digital Object Identifier 10.1109/JSSC.2005.845995 AbstractPlus | References | Full Text: PDF(1768 KB) | IEEE JNL Rights and Permissions 7. A 400MHz random-cycle dual-port interleaved DRAM with striped-trench capacitor П Shirahama, M.; Agata, Y.; Kawasaki, I.; Nishihara, R.; Abe, W.; Kuroda, N.; Sadakata, H.; Uchikoba, T.; 1 Egashira, K.; Honda, S.; Miura, M.; Hashimoto, S.; Kikukawa, H.; Yamauchi, H.; Solid-State Circuits Conference, 2005, Digest of Technical Papers, ISSCC, 2005 IEEE International 6-10 Feb. 2005 Page(s):462 - 610 Vol. 1 Digital Object Identifier 10.1109/ISSCC.2005.1494069 AbstractPlus | Full Text: PDF(905 KB) | Multimedia IEEE CNF Rights and Permissions 8. Building packet buffers using Interleaved memories Shrimali, G.; McKeown, N.; High Performance Switching and Routing, 2005, HPSR, 2005 Workshop on 12-14 May 2005 Page(s):1 - 5 Digital Object Identifier 10.1109/HPSR.2005.1503183 AbstractPlus | Full Text: PDF(309 KB) | IEEE CNF Rights and Permissions 9. A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data loc П Zhao Zhang; Zhichun Zhu; Xiaodong Zhang; Microarchitecture. 2000. MICRO-33. Proceedings. 33rd Annual IEEE/ACM International Symposium on 10-13 Dec. 2000 Page(s):32 - 41 Digital Object Identifier 10.1109/MICRO.2000.898056 AbstractPlus | Full Text: PDF(876 KB) | IEEE CNF Rights and Permissions 10. A vector memory system based on wafer-scale integrated memory arrays Chiueh, T.-C.; Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings., 1993 IEEE Interna Conference on 3-6 Oct. 1993 Page(s):284 - 288 Digital Object Identifier 10.1109/ICCD.1993.393365 AbstractPlus | Full Text: PDF(456 KB) | IEEE CNF Rights and Permissions 11. Low latency EDRAM main memory subsystem for 66 MHz bus operation Bondurant, D.; Compcon Spring '94, Digest of Papers, 28 Feb.-4 March 1994 Page(s):250 - 254 Digital Object Identifier 10.1109/CMPCON.1994.282915 AbstractPlus | Full Text: PDE(412 KB) IEEE CNF Rights and Permissions 12. A multimedia-oriented embedded RISC processor with a rambus DRAM controller Suzuki, K.; Daito, M.; Inoue, T.; Naehara, K.; Nomura, M.; Iima, T.; Fukuda, T.;

Solid-State Circuits Conference, 1998, ESSCIRC '98, Proceedings of the 24th European 22-24 Sept. 1998 Page(s):144 - 147
AbstractPlus   Full Text: PDF(408 KB) IEEE CNF Rights and Permissions
13. A 1.6 GB/s DRAM with flexible mapping redundancy technique and additional refresh scheme Takase, S.; Kushiyama, N.;  Solid-State Circuits Conference, 1999. Digest of Technical Papers, ISSCC, 1999 IEEE International 15-17 Feb. 1999 Page(s):410 - 411  Digital Object Identifier 10.1109/ISSCC.1999.759326  AbstractPlus   Full Text: PDF(324 KB)   IEEE CNF
Rights and Permissions
14. A 128 K×8 70-MHz multiport video RAM with auto register reload and 8×4 block WRITE feature Pinkham, R.; Russell, D.; Balistreri, A.; Herndon, T.H.; Anderson, D.; Mehta, A.; Nguyen, T.; Hong, N.H.; Hatakoshi, S.; Guillemaud, A.; Solid-State Circuits. IEEE Journal of Volume 23, Issue 5, Oct. 1988 Page(s):1133 - 1139 Digital Object Identifier 10.1109/4.5935
AbstractPlus   Full Text: PDF(608 KB) IEEE JNL Rights and Permissions
15. New nibbled-page architecture for high-density DRAMs  Numata, K.; Oowaki, Y.; Itoh, Y.; Hara, T.; Tsuchida, K.; Ohta, M.; Watanabe, S.; Ohuchi, K.;  Solid-State Circuits. IEEE Journal of  Volume 24, Issue 4, Aug. 1989 Page(s):900 - 904  Digital Object Identifier 10.1109/4.34068
AbstractPlus   Full Text: PDF(408 KB) IEEE JNL Rights and Permissions
16. An experimental 16-Mbit CMOS DRAM chip with a 100-MHz serial read/write mode Watanabe, S.; Oowaki, Y.; Itoh, Y.; Sakui, K.; Numata, K.; Fuse, T.; Kobayashi, T.; Tsuchida, K.; Chiba, N Ohta, M.; Horiguchi, F.; Hieda, K.; Mitayama, A.; Hamamoto, T.; Ohuchi, K.; Masuoka, F.; Solid-State Circuits, IEEE Journal of Volume 24, Issue 3, Jun 1989 Page(s):763 - 770 Digital Object Identifier 10.1109/4.32038
AbstractPlus   Full Text: <u>PDF(</u> 660 KB)
17. A 32-bank 256-Mb DRAM with cache and TAG  Tanoi, S.; Tanaka, Y.; Tanabe, T.; Kita, A.; Inada, T.; Hamazaki, R.; Ohtsuki, Y.; Uesugi, M.;  Solid-State Circuits. IEEE Journal of  Volume 29, Issue 11, Nov. 1994 Page(s):1330 - 1335  Digital Object Identifier 10.1109/4.328632
AbstractPlus   Full Text: PDF(564 KB) IEEE JNL Rights and Permissions
18. Next generation PET data acquisition architectures Jones, W.F.; Reed, J.H.; Everman, J.L.; Young, J.W.; Seese, R.D.; Nuclear Science. IEEE Transactions on Volume 44, Issue 3, Part 2, June 1997 Page(s):1202 - 1207 Digital Object Identifier 10.1109/23.596988 AbstractPlus   References   Full Text: PDF(644 KB)   IEEE JNL
Rights and Permissions
19. 500-Mb/s nonprecharged data bus for high-speed DRAM's Saito, M.; Ogawa, J.; Tamura, H.; Wakayama, S.; Araki, H.; Tsz-Shing Cheung; Gotoh, K.; Aikawa, T.; St Taguchi, M.; Imamura, T.; Solid-State Circuits, IEEE Journal of

Volume 33, Issue 11, Nov. 1998 Page(s):1720 - 1730 Digital Object Identifier 10.1109/4.726566 AbstractPlus | References | Full Text: PDF(336 KB) | IEEE JNL Rights and Permissions 20. 400-MHz random column operating SDRAM techniques with self-skew compensation Hamamoto, T.; Tsukude, M.; Arimoto, K.; Konishi, Y.; Miyamoto, T.; Ozaki, H.; Yamada, M.; Solid-State Circuits, IEEE Journal of Volume 33, Issue 5, May 1998 Page(s):770 - 778 Digital Object Identifier 10.1109/4.668992 AbstractPlus | References | Full Text: PDF(300 KB) | IEEE JNL Rights and Permissions 21. A 1GHz embedded DRAM macro and fully programmable BIST with at-speed bitmap capability Lines, V.; McKenzie, R.; Hak-June Oh; Hong-Beom Pyeon; Dunn, M.; Palapar, S.; Coleman, S.; Nyasulu, Pike, S.; McCready, J.; Defazio, J.; Jin-Ki Kim; Penchuk, R.; Greenfield, Z.; Lange, F.; Mandler, A.; Jones Silverstein, M.: Memory Technology, Design, and Testing, 2005, MTDT 2005, 2005 IEEE International Workshop on 3-5 Aug. 2005 Page(s):47 - 51 Digital Object Identifier 10.1109/MTDT.2005.5 AbstractPlus | Full Text: PDF(880 KB) IEEE CNF Rights and Permissions 22. Asynchronous DRAM design and synthesis П Ekanayake, V.N.; Manohar, R.; Asynchronous Circuits and Systems, 2003, Proceedings, Ninth International Symposium on 12-15 May 2003 Page(s):174 - 183 Digital Object Identifier 10.1109/ASYNC.2003.1199177 AbstractPlus | Full Text: PDF(469 KB) IEEE CNF Rights and Permissions 23. Analysis of a memory architecture for fast packet buffers П lyer, S.; Kompella, R.R.; McKeowa, N.; High Performance Switching and Routing, 2001 IEEE Workshop on 29-31 May 2001 Page(s):368 - 373 Digital Object Identifier 10.1109/HPSR.2001.923663 AbstractPlus | Full Text: PDF(44 KB) | IEEE CNF Rights and Permissions 24. A process independent 800 MB/s DRAM bytewide interface featuring command interleaving and c П memory operation Griffin, M.; Zerbe, J.; Chan, A.; Jun, Y.-H.; Tanaka, Y.; Richardson, W.; Tsang, G.; Ching, M.; Portmann, Stonecypher, B.; Lai, L.; Lee, K.H.; Lee, V.; Stark, D.; Modarres, H.; Batra, P.; Louis-Chandran, J.; Privite T.; Nickell, B.; Yang, J.; Hennon, V.; Sauve, R.; Solid-State Circuits Conference, 1998, Digest of Technical Papers, 45th ISSCC 1998 IEEE International 5-7 Feb. 1998 Page(s):156 - 157, 430 Digital Object Identifier 10.1109/ISSCC.1998.672414 AbstractPlus | Full Text: PDF(820 KB) | IEEE CNF Rights and Permissions 25. A defect-tolerant DRAM employing a hierarchical redundancy scheme, built-in self-test and self-re П Niggemeyer, D.; Otterstedt, J.; Redeker, M.; Memory Technology, Design and Testing, 1997, Proceedings, International Workshop on 11-12 Aug. 1997 Page(s):33 - 40 Digital Object Identifier 10.1109/MTDT.1997.619392 AbstractPlus | Full Text: PDF(528 KB) | IEEE CNF Rights and Permissions

indexed by inspec\*

Help Contact Us Privacy & Se

© Copyright 2006 IEEE – A